Trouble configuring Virtex-5 FPGA using JTAG

Started by Syed Huq in sci.electronics.design3 years ago 1 reply

I'm trying to configure a Virtex-5 FPGA on a custom board and I'm using Xil= inx iMPACT in order to program the FPGA using a JTAG interface. But...

I'm trying to configure a Virtex-5 FPGA on a custom board and I'm using Xil= inx iMPACT in order to program the FPGA using a JTAG interface. But iMPACT = has trouble detecting the FPGA and gives an error about not being able to d= etect the FPGA even though it is powered on. I tried to program a similar b= oard and I was able to do so without any issues. The board designed is a cu= stom board...


how to choose the FPGA/DSP coprocessor system architecture

Started by Anonymous in sci.electronics.design9 years ago 2 replies

Dear All: I am thinking about my system, the picture is here: http://www.flickr.com/photos/26914086@N05/3528643109/sizes/l/ I want to...

Dear All: I am thinking about my system, the picture is here: http://www.flickr.com/photos/26914086@N05/3528643109/sizes/l/ I want to transfer the raw/processed image sensor data to USB 2.0 or dpram. Two choices: 1. ADC -> DSP, this means parallel ADC, then DSP processed data -> USB, FPGA works as a coprocessor, use FPGA's DSP (difficult), FPGA- > DPRAM 2. ADC -> FPGA, this mea


A simple tunable crystal oscillator

Started by Jan Panteltje in sci.electronics.design5 years ago 37 replies

I am going to use the 10MHz output of the Rubbitin frequency reference to make 50.000000000 MHz for my FPGA board. The plot is a bit...

I am going to use the 10MHz output of the Rubbitin frequency reference to make 50.000000000 MHz for my FPGA board. The plot is a bit complicated, and is planned like this: 25 MHz crystal > - FPGA board Spartan2 -> x2 DLL (delay locked loop that is a build in thing in the Spartan2 FPGA) -> 50 MHz -> divide by 5 in FPGA -> 10 MHz -> xor with 10MHz from Rubbitinn unit -> low pass -> 25MHz xta


A simple tunable crystal oscillator

Started by Jan Panteltje in sci.electronics.design5 years ago

I am going to use the 10MHz output of the Rubbitin frequency reference to make 50.000000000 MHz for my FPGA board. The plot is a bit...

I am going to use the 10MHz output of the Rubbitin frequency reference to make 50.000000000 MHz for my FPGA board. The plot is a bit complicated, and is planned like this: 25 MHz crystal > - FPGA board Spartan2 -> x2 DLL (delay locked loop that is a build in thing in the Spartan2 FPGA) -> 50 MHz -> divide by 5 in FPGA -> 10 MHz -> xor with 10MHz from Rubbitinn unit -> low pass -> 25MHz xta


microZed adventures

Started by John Larkin in sci.electronics.design4 years ago 47 replies

We're into this signal processing project, using a microZed/ZYNQ thing as the compute engine. After a week or so of work by an FPGA guy...

We're into this signal processing project, using a microZed/ZYNQ thing as the compute engine. After a week or so of work by an FPGA guy and a programmer, we can now actually read and write an FPGA register from a C program, and wiggle a bit on a connector pin. Amazingly, the uZed eval kit does not include a demo of this, and the default boot image does not configure the FPGA! We're u...


PCIe card with FPGA and DAC

Started by John Larkin in sci.electronics.design2 years ago 8 replies

I got a call from a really nice guy who has a tiny company in the Bahamas. Our gear is too expensive for his application, but it could be...

I got a call from a really nice guy who has a tiny company in the Bahamas. Our gear is too expensive for his application, but it could be done with a PCIe PC-plugin board that has an FPGA and a fast DAC. It would need analog bandwidth in the 30 MHz range, maybe 100M samples/sec or so. He would need help to program the FPGA, since the signal set that he needs to generate is kind of weird, ...


Low cost and/or small size CPU in an FPGA

Started by hamilton in sci.electronics.design5 years ago 10 replies

The discussion has got me to wonder, what is the lowest cost and/or the smallest CPU in an FPGA. Can a CPU with reasonable code space fit...

The discussion has got me to wonder, what is the lowest cost and/or the smallest CPU in an FPGA. Can a CPU with reasonable code space fit into a 44 pin FPGA ? Are there any 44 pin FPGAs ? hamilton


FPGA temperature measurement

Started by John Larkin in sci.electronics.design4 years ago 15 replies

We're experimenting with heat sinking an Altera Cyclone 3 FPGA. To measure actual die temperature, we built a 19-stage ring...

We're experimenting with heat sinking an Altera Cyclone 3 FPGA. To measure actual die temperature, we built a 19-stage ring oscillator, followed by a divide-by-16 ripple counter, and brought that out. The heat source is the FPGA itself: we just clocked every available flop on the chip at 250 MHz. We stuck a thinfilm thermocouple on the top of the BGA package, and here's what we got: ...


pull down on input of fpga i/o

Started by panfilero in sci.electronics.design4 years ago 3 replies

i need to interface to an fpga input, i have a 100k pull down there that gets tied to 3.3V for my logic high signal. it's been working fine, is a...

i need to interface to an fpga input, i have a 100k pull down there that gets tied to 3.3V for my logic high signal. it's been working fine, is a 100k pull down a pretty reasonable thing to do at an fpga input?


Microsoft's FPGA Translates Wikipedia in less than a Tenth of a Second

Started by rickman in sci.electronics.design1 year ago 21 replies

I found this pretty impressive. I wonder if this is why Intel bought Altera or if they are not working together on this? Ulpp! Seak and yea...

I found this pretty impressive. I wonder if this is why Intel bought Altera or if they are not working together on this? Ulpp! Seak and yea shall find.... "Microsoft is using so many FPGA the company has a direct influence over the global FPGA supply and demand. Intel executive vice president, Diane Bryant, has already stated that Microsoft is the main reason behind Intel's decisio...


Need an FPGA DESIGNER @8months-1year in chicago

Started by indu parisa in sci.electronics.design4 years ago

Hello=20 This is Indira from United Software Group. I hope you are doing great. We h= ave an urgent requirement with one of our direct clients...

Hello=20 This is Indira from United Software Group. I hope you are doing great. We h= ave an urgent requirement with one of our direct clients in chicago For the= position of an FPGA Designer. Please review the requirements of the posit= ion and if qualified and interested respond as soon as possible with an upd= ated copy of your resume.=20 Need FPGA Design Engineer @8months-1year in Ai...


Optocoupler and probing

Started by john in sci.electronics.design10 years ago 8 replies

Hello, I am trying to interface my FPGA board to the DAC board. The DAC needs four lines from the FPGA to work properly . I optocially...

Hello, I am trying to interface my FPGA board to the DAC board. The DAC needs four lines from the FPGA to work properly . I optocially isolated the four lines using four HCPL 2400. I powered up the FPGA board and DAC board separately using two different DC Lead acid battery (+5volts) inorder to preserve isolation. Now, I probed the power pins of the DAC and the optocoupler with oscillos...


Intel announces Atom CPu with Altera FPGA in one housing

Started by Jan Panteltje in sci.electronics.design7 years ago 43 replies

In German: http://www.heise.de/newsticker/meldung/Atom-Prozessor-mit-Altera-FPGA-1140503.html Intel announces Atom CPu with Altera FPGA in...

In German: http://www.heise.de/newsticker/meldung/Atom-Prozessor-mit-Altera-FPGA-1140503.html Intel announces Atom CPu with Altera FPGA in one housing. That would be an Atom E600 with an ArriaII. 60000 logica lelements, DDR2-800 controller, 3.125 GHz transceivers, etc.


Jtag thousands fpga

Started by Anonymous in sci.electronics.design2 years ago 10 replies

How to re/program thousands fpga at once in a short time?

How to re/program thousands fpga at once in a short time?


probing technique

Started by Anonymous in sci.electronics.design8 years ago 3 replies

I am checking out power supplies on a PCB with a big FPGA. I'm interested in looking at particular vias in the FPGA array. Right now I solder in...

I am checking out power supplies on a PCB with a big FPGA. I'm interested in looking at particular vias in the FPGA array. Right now I solder in a Z0 probe made of RG-174 right to the vias I need. It's not a very good Z0 probe since I'm not terminated, but I'm not looking beyond about 100MHz and the wire is short. Thing is, the via pads rip right off at the slightest jar. If I use thinner w...


PSoC or FPGA?

Started by fasf in sci.electronics.design7 years ago 390 replies

Hi, i've worked wit 8bit/32bit microcontrollers for 5 years and now i want to explore new fields, so i'm interested in these two solutions:...

Hi, i've worked wit 8bit/32bit microcontrollers for 5 years and now i want to explore new fields, so i'm interested in these two solutions: PSoC and FPGA. I'm totally new (i don't know neither VHDL nor Verilog) and i don't understand the differences between these programmable devices. For hobby, what do you think is more useful to study? Can you suggest a low cost DevKit? Any getting starte...


another PCB

Started by John Larkin in sci.electronics.design4 years ago 17 replies

This is layout iteration 18 of a new PCB layout, almost done. It's a VME module, 48 channels of isolated digital input with front-end...

This is layout iteration 18 of a new PCB layout, almost done. It's a VME module, 48 channels of isolated digital input with front-end BIST. https://dl.dropboxusercontent.com/u/53724080/PCBs/V280_18.jpg There's no uP, just some state machines in the FPGA. I like the way the FPGA looks like a crab, with claws reaching out to the circuits to the left. After The Brat had it all done, we ...


Why I ordered a raspberry PI

Started by Jan Panteltje in sci.electronics.design5 years ago 27 replies

Why I ordered a raspberry PI Things are complicatiatetered But I need to jtag FPGA board from my laptop.. This FPGA JTAG cable is for a...

Why I ordered a raspberry PI Things are complicatiatetered But I need to jtag FPGA board from my laptop.. This FPGA JTAG cable is for a parport. But raspberry PI has an IO header.. Also speed.. and via network, webpack is on yet on other PC here. The second plan: being able to record IQ signals for almost any frequency band you can think of, especially tried GPS, I was wondering if ...


x86 plus FPGA

Started by John Larkin in sci.electronics.design3 years ago 9 replies

http://www.theregister.co.uk/2014/06/18/intel_fpga_custom_chip/ It sort of sounds like two chips, CPU and FPGA in a package, which doesn't...

http://www.theregister.co.uk/2014/06/18/intel_fpga_custom_chip/ It sort of sounds like two chips, CPU and FPGA in a package, which doesn't make much sense to me. https://communities.intel.com/community/itpeernetwork/datastack/blog/2014/06/18/disrupting-the-d ata-center-to-create-the-digital-services-economy Still not clear if it's one chip or two. -- John Larkin Highl


$/gate for MCU vs FPGA

Started by EnigmaPaul in sci.electronics.design4 years ago 8 replies

I am very curious about whether anyone would like to take a stable at calcu= lating the approximately dollar cost of a typical microcontroller of...

I am very curious about whether anyone would like to take a stable at calcu= lating the approximately dollar cost of a typical microcontroller of today = (say in the $5 to $10 range) in terms of $ per logic gate as compare that t= o the cost of a typical FPGA chip of today in a similar price range? You'll probably ask 'why would one want to do that?'. Well, I'm just curio= us and I thought...