Digital PLL's -- Part 1

Neil Robertson
4 comments

1. Introduction Figure 1.1 is a block diagram of a digital PLL (DPLL).  The purpose of the DPLL is to lock the phase of a numerically controlled oscillator (NCO) to a reference signal.  The loop includes a phase detector to compute ...




Comments:

Maoulf
Said:
I can't download it... help!
2 years ago
0
Reply
Sorry, you need javascript enabled to post any comments.
Juliano
Said:
Design researcher
9 months ago
0
Reply
Sorry, you need javascript enabled to post any comments.
shravani_b
Said:
x
9 months ago
0
Reply
Sorry, you need javascript enabled to post any comments.
blah
Said:
boring site
8 months ago
0
Reply
Sorry, you need javascript enabled to post any comments.
Sorry, you need javascript enabled to post any comments.